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Abstract—With the increasing demand to efficiently deploy
DNNs on mobile edge devices, it becomes much more important
to reduce unnecessary computation and increase the execution
speed. Prior methods towards this goal, including model com-
pression and network architecture search (NAS), are largely
performed independently, and do not fully consider compiler-
level optimizations which is a must-do for mobile acceleration. In
this work, we first propose (i) a general category of fine-grained
structured pruning applicable to various DNN layers, and (ii) a
comprehensive, compiler automatic code generation framework
supporting different DNNs and different pruning schemes, which
bridge the gap of model compression and NAS. We further
propose NPAS, a compiler-aware unified network pruning and
architecture search. To deal with large search space, we propose
a meta-modeling procedure based on reinforcement learning with
fast evaluation and Bayesian optimization, ensuring the total
number of training epochs comparable with representative NAS
frameworks. Our framework achieves 6.7ms, 5.9ms, and 3.9ms
ImageNet inference times with 78.2%, 75% (MobileNet-V3 level),
and 71% (MobileNet-V2 level) Top-1 accuracy respectively on
an off-the-shelf mobile phone, consistently outperforming prior
work.
I. INTRODUCTION
The growing popularity of mobile AI applications and the
demand for real-time Deep Neural Network (DNN) executions
raise significant challenges for DNN accelerations. However,
the ever-growing size of DNN models causes intensive com-
putation and memory cost, which impedes the deployment on
resource limited mobile devices.
DNN weight pruning [21], [27], [28], [54], [71] has been
proved as an effective model compression technique that can
remove redundant weights of the DNN models, thereby re-
ducing storage and computation costs simultaneously. Existing
work mainly focus on unstructured pruning scheme [21], [24],
[46] where arbitrary weight can be removed, and (coarse-
grained) structured pruning scheme [45], [50], [54], [82], [84],
[85] to eliminate whole filters/channels. The former results in
high accuracy but limited hardware parallelism (and accelera-
tion), while the latter is the opposite. Another active research
area is the Neural Architecture Search (NAS) [86], which
designs more efficient DNN architectures using automatic
searching algorithms. EfficientNet [69] and MobileNetV3 [30]
are representative lightweight networks obtained by using NAS
approaches. Recently, hardware-aware NAS [8], [33], [68],
[73] has been investigated targeting acceleration on actual
hardware platforms.
Different from the prior work on coarse-grained pruning
and NAS that find a smaller, yet regular, DNN structure,
recent work [16], [48], [58] propose to prune the weights in a
more fine-grained manner, e.g., assigning potentially different
patterns to kernels. Higher accuracy can be achieved as a result
of the intra-kernel flexibility, while high hardware parallelism
(and mobile inference acceleration) can be achieved with the
assist of compiler-level code generation techniques [58]. This
work reveals a new dimension of optimization: With the aid of
advanced compiler optimizations, it is possible to achieve high
accuracy and high acceleration simultaneously by injecting a
proper degree of fine granularity in weight pruning. Despite
the promising results, pattern-based pruning [48], [58] is only
applied to 3×3 convolutional (CONV) layers, which limits the
applicability.
As the first contribution, we propose a general category of
fine-grained structured pruning schemes that can be applied to
various DNN layers, i.e., block-punched pruning for CONV
layers with different kernel sizes, and block-based pruning
for FC layers. We develop a comprehensive, compiler-based
automatic code generation framework supporting the proposed
pruning schemes in a unified manner, supporting other types of
pruning schemes, and different schemes for different layers. We
show (i) the advantage of the proposed fine-grained structured
pruning in both accuracy and mobile acceleration, and (ii) the
superior end-to-end acceleration performance of our compiler
framework on both dense (before pruning) and sparse DNN
models.
While our compiler optimizations provide notable mobile
acceleration and support of various sparsity schemes, it in-
troduces a much larger model optimization space: Different
kernel sizes (1×1, 3×3, etc.) result in different acceleration
performances under compiler optimizations, so do different
sparsity schemes. Thus, it is desirable to perform a compiler
aware, joint network pruning and architecture search, deter-
mining the filter type and size, as well as pruning scheme and
rate, for each individual layer. The objective is to maximize






















mobile device. The DNN latency will be actually measured
on the target mobile device, thanks to the fast auto-tuning
capability of our compiler for efficient inference on different
mobile devices.
We develop the compiler-aware NPAS framework to fulfill
the above goal. It consists of three phases: (1) replacement of
mobile-unfriendly operations, (2) the core search process, and
(3) pruning algorithm search. The overall latency constraint
is satisfied through the synergic efforts of (i) incorporating
the overall DNN latency constraint into the automatic search
in Phase 2, and (ii) the effective search of pruning algo-
rithm and performing weight training/pruning accordingly.
As Phase 2 exhibits a larger search space than prior NAS
work, to perform efficient search, we propose a meta-modeling
procedure based on reinforcement learning (RL) with fast
evaluation and Bayesian optimization. This will ensure the
total number of training epochs comparable with representative
NAS frameworks.
Our key contributions include:
• We propose a general category of fine-grained structured
pruning applicable to various DNN layers, and a compre-
hensive, compiler code generation framework supporting
different pruning schemes. We bridge the gap between
model compression and NAS.
• We develop a compiler-aware framework of joint network
pruning and architecture search, maximizing accuracy
while satisfying inference latency constraint.
• We design a systematic search acceleration strategy, in-
tegrating pre-trained starting points, fast accuracy and
latency evaluations, and Bayesian optimization.
• Our NPAS framework achieves by far the best mobile
acceleration: 6.7ms, 5.9ms, and 3.9ms ImageNet infer-
ence times with 78.2%, 75%, and 71% Top-1 accuracy,
respectively, on an off-the-shelf mobile phone.
II. RELATED WORKS
A. Network Pruning
Existing weight pruning research can be categorized accord-
ing to pruning schemes and pruning algorithms.
Pruning Scheme: Previous weight pruning work can be cat-
egorized into multiple major groups according to the pruning
scheme: unstructured pruning [21], [24], [51], coarse-grained
structured pruning [17], [26], [29], [39], [46], [47], [71], [79],
[81], and pattern-based pruning [48], [49], [58].
Unstructured pruning (Fig. 1 (a) and (b)) removes weights
at arbitrary position. Though it can significantly decrease the
number of weights in DNN model as a fine-grained pruning
scheme, the resulted sparse and irregular weight matrix with
indices damages the parallel implementations and results in
limited acceleration on hardware platforms.
To overcome the limitation in unstructured, irregular weight
pruning, many work [17], [26], [29], [39], [44], [46], [47],
[71], [79], [81] studied the coarse-grained structured pruning at
the level of filters and channels as shown in Fig. 1 (c) and (d).
With the elimination of filters or channels, the pruned model
still maintains the network structure with high regularity which
can be parallelized on hardware. The downside of coarse-
grained structured pruning is the obvious accuracy degradation
by removing the whole filters/channels, which limits model
compression rate.
Fig. 1 (e) shows the pattern-based pruning [48], [49], [58]
as a representative fine-grained structured pruning scheme. It
assigns a pattern (from a predefined library) to each CONV
kernel, maintaining a fixed number of weights in each kernel.
As shown in the figure, each kernel reserves 4 non-zero
weights (on a pattern) out of the original 3×3 kernels. Besides
being assigned a pattern, a kernel can be completely removed
to achieve higher compression rate. Pattern-based pruning can
simultaneously achieve high accuracy (thanks to the structural
flexibility) and high inference acceleration with the aid of
compiler-based executable code generation. Note that com-
piler support [58] is necessary for pattern-based pruning to
deliver its promise on mobile acceleration. A limitation is that
pattern-based pruning is limited to 3×3 CONV layers in cur-
rent work: 5×5 or larger kernel size results in a large number
of pattern types, which incurs notable computation overheads
in compiler-generated executable codes. 1×1 CONV layers
and FC layers leave no space of designing different patterns
for a kernel.
Pruning Algorithm: Two main categories exist: heuris-
tic pruning algorithm [17], [21], [23], [47], [79] and
regularization-based pruning algorithm [26], [28], [29], [39],
[46], [71], [80], [81]. Heuristic pruning was firstly performed
in an iterative, magnitude-based manner on unstructured prun-
ing [23], and gets improved in later work [21]. Heuristic prun-
ing has also been incorporated into coarse-grained structured
pruning [17], [47], [79].
Regularization-based algorithm uses mathematics-oriented
method to deal with the pruning problem. Early work [29],
[71] incorporates `1 or `2 regularization in loss function to
solve filter/channel pruning problems. Later work [26] makes
the regularization penalty “softer” which allows the pruned
filters to be updated during the training procedure. In [39],
[81], an advanced optimization solution framework ADMM
(Alternating Direction Methods of Multipliers) is utilized to
achieve dynamic regularization penalty which significantly
reduces accuracy loss. In [28], Geometric Median is proposed
to conduct filter pruning.
B. Neural Architecture Search (NAS)
In general, NAS can be classified into the following cate-
gories by its searching strategy. Reinforcement Learning (RL)
methods [3], [7], [41], [59], [83], [86], [87] employ Recurrent
Neural Network (RNN) as predictor, with parameters updated
by the accuracy of child network validated over a proxy
dataset. Evolution methods [18], [42], [53], [61], [62], [74],
[74] develop a pipeline of parent initialization, population
updating, generation and elimination of offsprings.
One-shot NAS [4], [6], [12], [22], [78] trains a large one-
shot model containing all operations and shares the weight
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Fig. 1. Different weight pruning schemes for CONV and FC layers using 4D tensor and 2D matrix representation.
[8], [10], [13], [19], [43], [73], [76] propose a differentiable
algorithm distinct from prior discrete search, reducing search-
ing cost while still getting comparable results. Bayesian opti-
mization [5], [15], [34], [52], [63], [72] uses optimal transport
program to compute the distance of network architectures.
Some recent work realize the importance of hardware co-
design and incorporate the inference latency into NAS, which
is more accurate than the intuitive volume estimation like Mul-
tiply–Accumulate operations (MACs) [8], [68], [73]. MnasNet
[68] utilizes latency on mobile device as the reward to perform
RL search, where gradient-based NAS work FBNet [73] and
ProxylessNAS [8] add a latency term to the loss function.
However, none of these hardware-targeting work fully exploit
the potential of compiler optimizations or satisfy an overall
latency requirement, not to mention accounting for compiler-
supported sparse models. This motivates us to investigate
another dimension of model optimization, that is, compiler-
aware, latency-constrained, architecture and pruning co-search.
C. Compiler-assisted DNN Frameworks on Mobile
Recently, mobile-based, compiler-assisted DNN execution
frameworks [25], [32], [37], [38], [75], [77] have drawn broad
attention from both industry and academia. TensorFlow-Lite
(TFLite) [1], Alibaba Mobile Neural Network (MNN) [2],
and TVM [9] are representative state-of-the-art DNN inference
frameworks. Various optimization techniques, such as varied
computation graph optimizations and half-float support, have
been employed to accelerate the DNN inference on mobile
devices (mobile CPU and GPU). Recent work PatDNN [58]
and PCONV [48] employ a set of compiler-based optimiza-
tions to support specific pattern-based sparse DNN models
to accelerate the end-to-end inference on mobile devices.
However, the lack of support for different types of layers (e.g.,
1×1 CONV, 5×5 CONV, and FC) limits the versatility of such
framework.
III. PROPOSED FINE-GRAINED STRUCTURED PRUNING
Pattern-based pruning scheme [48], [49], [58], as mentioned
in Section II-A, reveals a new optimization dimension of fine-
grained structured pruning that can achieve high accuracy
and high inference acceleration simultaneously with the assist
of compiler optimizations. As pattern-based pruning is only
applicable to 3 × 3 CONV layers, we propose a general
category of fine-grained structured pruning scheme that can
be applied to various DNN layers: block-based pruning for
FC layers and block-punched pruning for CONV layers with
different kernel sizes.
Block-based Pruning: Fig. 1 (g) shows the block-based
pruning scheme in 2D weight matrix format for FC layers.
The entire weight matrix is divided into a number of equal-
sized blocks, then the entire column(s) and/or row(s) of
weights are pruned within each block. Compared to the coarse-
grained structured pruning, block-based pruning provides a
finer pruning granularity to better preserve the DNN model
accuracy. With an appropriate block size selected, the remain-
ing computation within a block can still be parallelized on
mobile device with the help of compiler. As a result, block-
based pruning can achieve comparable hardware (inference)
performance as coarse-grained structured pruning, under the
same overall pruning rate.
Block-punched Pruning: The CONV layers prefer the
tensor-based representation and computation rather than
matrix-based computation used for FC layers. Inspired by
block-based pruning, we develop block-punched pruning
scheme tailored for CONV layers, which can be accelerated
using the same compiler optimizations. As shown in Fig. 1 (f),
block-punched pruning requires pruning a group of weights
at the same location of all filters and all channels within a
block to leverage hardware parallelism from both memory
and computation perspectives. With effective compiler-level
executable code generation, high hardware parallelism (and
inference acceleration on mobile) can also be achieved.
Compiler Optimizations: We develop a comprehensive,
compiler-based automatic code generation framework sup-
porting the proposed (block-punched/block-based) pruning
schemes in a unified manner. It also supports other pruning
schemes such as unstructured, coarse-grained, pattern-based
pruning. In fact, unstructured and coarse-grained structured
pruning schemes are just special cases of block-punched
pruning, the former with block size 1× 1 and the latter with
block size of the whole weight tensor/matrix. A novel layer
fusion technique is developed, which is critical to the efficient
implementation of super-deep networks. Fast auto-tuning ca-

























Fig. 2. Accuracy vs. Latency with different block sizes on ImageNet using
ResNet-50 under uniform 6× pruning rate.
Sample Results and Block Size Determination:
Fig. 2 shows example results of the accuracy vs. latency
when applying block-punched pruning on ResNet-50 with dif-
ferent block sizes. A uniform pruning rate (i.e., 6×) and block
size are adopted through all layers. Under the same pruning
rate, unstructured pruning (i.e., 1×1 block size) preserves the
highest accuracy but has the worst performance in latency.
On the contrary, coarse-grained structured pruning (i.e., whole
weight matrix as a block) achieves the lowest latency but with
a severe accuracy degradation. The results of block-punched
pruning show high accuracy and high inference speed (low
latency) simultaneously.
The reason is that the maximum hardware parallelism is
limited by computation resources. Thus, even when dividing
the weights into blocks, each block’s remaining weights are
still sufficient to fulfill on-device hardware parallelism, espe-
cially on resource-limited mobile devices.
One reasonable block size determination strategy is to let the
number of channels contained in each block match the length
of the vector register (e.g., 4) on the target mobile CPU/GPU
to ensure high parallelism. Then determine the number of
filters to be contained (e.g., 8) by considering the given design
targets.
IV. MOTIVATION OF COMPILER-AWARE UNIFIED
OPTIMIZATION FRAMEWORK
Our compiler optimizations provide notable acceleration of
different filter types, and support for various sparsity schemes.
A key observation is that different filter types and sparsity
schemes have different acceleration performance under com-
piler optimizations (when computation (MACs) is the same).
The following are measured on mobile CPU (Qualcomm Kryo
485) of a Samsung Galaxy S10 phone.
Different Filter Types (Kernel Sizes): Fig. 3 (a) shows
the latency vs. computation (MACs) of a CONV layer with
different kernel sizes. We fix the input feature map to 56×56
and change the number of filters. Under the same computation,
3×3 kernels achieve the best performance, where the 1×1 ker-
nels are the second. Because 3×3 kernels can be accelerated
using Winograd algorithm, and makes it the most compiler-
friendly; while 1×1 kernels result in no input redundancy
in GEMM computation, which also relieves the burden on
compiler optimizations.
Different Pruning Schemes: Fig. 3 (b) shows the compu-
tation speedup vs. pruning rate of a 3×3 CONV layer with
different pruning schemes. We choose the input feature map
size of 56×56 and 256 input and output channels. We can
observe that, with compiler optimizations, fine-grained prun-
ing schemes (i.e., pattern-based and block-punched pruning)
consistently outperform the unstructured pruning and achieve
comparable acceleration compared to the coarse-grained struc-
tured pruning below 5× pruning. Since, under reasonable
pruning rate of fine-grained structured pruning schemes, the
remaining weights in each layer are still sufficient to fully
utilize hardware parallelism.
Impact of Number of Layers: The number of computation
layers is another critical factor that affects inference latency.
To show the impact, we make a narrower-but-deeper version
of ResNet-50 by doubling the number of layers, while keeping
computation MACs the same as the original ResNet-50. And
the inference speed of the narrower-but-deeper version is
1.22× slower than the original one using mobile GPU (44ms
vs. 36ms). The main reason is that a larger number of layers
introduce more intermediate results and hence more frequent
data access to the main memory. And the mobile CPU/GPU
cannot be fully utilized due to a large number of memory-
intensive layers.
Based on the above observations, it is desirable to perform
a compiler-aware network pruning and architecture search,
determining the filter type and size, as well as pruning scheme
and rate for each individual layer. The objective is to maximize
DNN accuracy satisfying an inference latency constraint when
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Fig. 3. (a) Latency vs. Computation with different filter types, (b) speedup
vs. pruning rate with different pruning schemes.
V. PROPOSED UNIFIED NETWORK PRUNING AND
ARCHITECTURE SEARCH (NPAS) ALGORITHM
A. Overview of NPAS Framework
Fig. 4 shows the proposed NPAS framework. To take
advantage of recent NAS results and accelerate the NPAS
process, we start from a pre-trained DNN model, and go
through three phases as shown in the figure.
Phase 1: Replacement of Mobile-Unfriendly Operations:
Certain operators are inefficient to execute on mobile de-
vices (mobile CPU and GPU). For instance, certain activa-
tion functions, such as sigmoid, swish, require exponential
computation, and can become latency bottleneck on mobile
inference. These unfriendly operations will be replaced by
compiler-friendly alternatives such as hard-sigmoid and hard-
swish, with negligible effect on accuracy.
Phase 2: NPAS Scheme Search: This phase generates
and evaluates candidate NPAS schemes, defined by the col-
lection of per-layer filter types, per-layer pruning schemes
and rates, and finally chooses the best-suited one. As per-



































Fig. 4. Overview of the proposed NPAS framework.
2 exhibits a much larger search space than prior NAS, which
renders representative NAS algorithms like RL-based ones
ineffective. To accelerate such search, we present a meta-
modeling procedure based on RL with Bayesian Optimization
(BO), with details in Section V-B. A fast accuracy evaluation
method is developed, tailored to NPAS framework.
Moreover, we incorporate the overall DNN latency con-
straint effectively in the reward function of NPAS scheme
search, ensuring that such constraint can be satisfied at the
search outcome. The overall DNN latency is actually measured
on the target mobile CPU/GPU based on the candidate NPAS
scheme currently under evaluation. We rely on actual measure-
ment instead of per-layer latency modeling as many prior NAS
work. This is because our advanced compiler optimizations
incorporate a strong layer fusion beyond prior compiler work,
which is critical for efficient implementation of super-deep
networks, and will make per-layer latency modeling less
accurate.
Phase 3: Pruning Algorithm Search: The previous phase
has already determined the per-layer pruning schemes and
rates, so that the compiler-generated codes can satisfy the
overall latency constraint. The remaining task of this phase is
to search for the most desirable pruning algorithm to perform
actual pruning and train the remaining weights1. As the per-
layer pruning rates are already determined, the candidate
pruning algorithms to select from are limited to those with
pre-defined per-layer pruning rates, including magnitude-based
ones [20], [23], ADMM-based algorithm [39], [81], etc. As
an extension over prior work, we generalize these algorithms
to achieve different sparsity schemes with the help of group-
Lasso regularization [35], [71]. In Phase 3, we compare the
resulted DNN accuracy from the candidate pruning algorithms
in a few epochs, select the one with the highest accuracy, and
continue a best-effort algorithm execution to derive the final
DNN model and compiled codes.
B. Details of Phase 2: NPAS Scheme Search
TABLE I
NPAS SEARCH SPACE FOR EACH DNN LAYER
Filter
type
{1×1, 3×3, 3×3 DW & 1×1,
1×1 & 3×3 DW & 1×1, skipping} 1
Pruning
scheme
{Filter [85], Pattern-based [58],
Block-punched/block-based}
Pruning rate { 1×, 2×, 2.5×, 3×, 5×, 7×, 10× }
1 & denotes cascade connection.
1) Search Space of NPAS in Phase 2: Per-layer filter
types: As different filter types (kernel sizes) have different
acceleration performance under compiler optimizations, the
NPAS search space includes replacing the original filter type
with 1×1, 3×3, a cascade of 3×3 depth-wise (DW) and
1×1 convolutions, a cascade of 1×1 and 3×3 DW and 1×1
1The above process cannot be accomplished by the fast accuracy evaluation
in Phase 2 as we need to limit the number of training epochs.
convolutions, or directly skipping the entire layer. The first
two are most preferable with compiler optimizations (please
refer to Section IV), and the cascade connection is shown in
prior work [31], [64] to provide the same accuracy with less
computation.
Per-layer pruning schemes:
The NPAS agent can choose from filter (channel) pruning
[85], pattern-based pruning [58] and block-punched/based
pruning for each layer. As different layers may have different
compatible pruning schemes, we allow the NPAS the flexibility
to choose different pruning schemes for different layers. This
is well supported by our compiler code generation.
Per-layer pruning rate: We can choose from the list
{1×, 2×, 2.5×, 3×, 5×, 7×, 10×} (1× means no pruning).
2) Q-Learning Training Procedure: As per-layer pruning
scheme and rate is integrated in NPAS scheme search, the
search space is beyond that of conventional NAS. To en-
sure fast search, we employ the RL algorithm Q-learning
as the base technique, assisted by fast evaluation (Sec-
tion V-B3) and Bayesian optimization (BO) (Section V-B4)
for search speedup. The Q-learning algorithm consists of
an NPAS agent, states and a set of actions. For the state
of the i-th layer in a given DNN, it is defined as a tu-
ple of filter type, pruning scheme, and pruning rate i.e.,
{filter typei, pruning schemei, pruning ratei}, and
each can be selected from the corresponding search space. We
add the layer depth to the state space to constrict the action
space such that the state-action graph is directed and acyclic
(DAG). For action space, we allow transitions for a state with
layer depth i to a state with layer depth i + 1, ensuring that
there are no loops in the graph. This constraint ensures that the
state-action graph is always a DAG. When layer depth reaches
the maximum layer depth, the transition terminates. Based on
above-defined state s ∈ S and action a ∈ A, we adopt Q-
learning procedure [70] to update Q-values. We specify final
and intermediate rewards as follows:




where V is the validation accuracy of the model, h is the model
inference speed or latency (actually measured on a mobile
device), and H is the threshold for the latency requirement.
Generally, rT is high when the model satisfies the real-
time requirement (h < H) with high evaluation accuracy.
Otherwise the final reward is small, especially when the
latency requirement is violated. For the intermediate reward rt
which is usually ignored by setting it to zero [3] as it cannot
be explicitly measured, the reward shaping [57] is employed
as shown above to speed up the convergence. Setting rt = 0
could make the Q-value of sT much larger than others in the
early stage of training, leading to an early stop of searching
for the agent. We adopt the ε-greedy strategy [55] to choose
actions. In addition, as the exploration space is large, the
experience replay technique is adopted for faster convergence
[40].
3) Fast Evaluation Methods: We develop and adopt multi-
ple tailored acceleration strategies to facilitate fast evaluation
in NPAS scheme search.
Unidirectional Filter Type Replacement: The NPAS
scheme search needs to satisfy a pre-defined DNN latency
constraint. Thus, we follow the principle of not increasing
kernel size to search per-layer filter type, which can effectively
reduce search space. For example, we will no longer search
the filter type for 1×1 layers in the original model.
Weight Initialization for Filter Type Candidates: The
weights of the filter type candidate operators in each layer
can be pre-trained before NPAS scheme search (Phase 2) very
quickly using reconstruction error, which can make them act
similarly to the original operations. As a result, the accuracy
evaluation process can be significantly accelerated.
One-shot Pruning and Early Stopping for Fast Accu-
racy Evaluation: During the accuracy evaluation process, we
follow the pruning scheme and pruning rate (for a specific
layer) in a candidate NPAS scheme, and conduct a one-shot
pruning (on the target layer) based on weight magnitude. This
straightforward pruning will result in accuracy degradation.
But after a couple of epochs of retraining, it can distinguish
the relative accuracy of different NPAS schemes.
Overlapping Compiler Optimization and Accuracy Eval-
uation: We use compiler code generation and actual on-device
latency measurement because of (i) higher accuracy than per-
layer latency modeling due to layer fusion mechanism, and (ii)
the fast auto-tuning capability of compiler to different mobile
devices. Please note that the compiler code generation and
latency measurement do not need the absolute weight values.
Compiler code generation is much faster than DNN training
(even a single epoch), and can be performed in parallel with
accuracy evaluation (as accurate weight values are not needed).
As a result, it will not incur extra time consumption to NPAS.
4) Bayesian Predictor for Reducing Evaluations: As per-
forming evaluation on a large amount of sampled NPAS
schemes is time-consuming, we build a predictor with BO
[11], [36], [67]. The NPAS agent generates a pool of NPAS
schemes. We first use BO to select a small number of NPAS
schemes with potentially high rewards from the pool. Then
the selected NPAS schemes are evaluated to derive more
accurate rewards. We reduce the evaluation of NPAS schemes
with possibly weak performance, thereby reducing the overall
scheme evaluation effort.
We build a predictor combining Gaussian process (GP)
with a Weisfeiler-Lehman subtree (WL) graph kernel [56],
[66] to handle the graph-like NPAS schemes. The WL kernel
compares two directed graphs in iterations. In the m-th WL
iteration, it first obtains the histogram of graph features φm(s)






where kbase is a base kernel and
we employ dot product here. The iterative procedure stops











where wm contains the weights for each WL iteration m,
which is set to equal for all m following [66]. The Expected
Improvement [60] is employed as the acquisition function in
the work. Algorithm 1 provides a summary.
Algorithm 1 Q-learning with Bayesian Predictor Algorithm
Input: Observation data D, BO batch size B, BO acquisition
function α(·)
Output: The best NPAS scheme s
for steps do
Generate a pool of candidate NPAS schemes Sc;
Select {ŝi}Bi=1 = argmaxs∈Sc α(s|D);
Evaluate the scheme and obtain reward {ri}Bi=1 of {ŝi}Bi=1;
Update Q values based on Q-learning with reward;
D ← D ∪ ({si}Bi=1, {ri}Bi=1);
Update GP of BO with D;
end for
VI. RESULTS AND EVALUATION
A. Experimental Setup
In this section, we use the image classification task and
ImageNet dataset [14] to show the effectiveness of our frame-
work. All training processes use the SGD optimizer with a
momentum rate set to 0.9 and weight decay set to 0.0005 and
use the batch size of 2048 per node. The starting learning rate
is set to 0.001, and the cosine learning rate scheduler is used
if not specified in our paper. For Phase 1, we conduct a fast
fine-tuning with 5 training epochs after replacing the mobile-
unfriendly operations (only once for the entire NPAS process).
In Phase 2, 40 Nvidia Titan RTX GPUs are used to conduct
the fast accuracy evaluation for candidate NPAS schemes
concurrently. Since we start from a well-trained model, we
retrain 2 epochs for each candidate one-shot pruned model
for fast evaluation. For each candidate model, we measure
100 runs of inference on target mobile devices and use the
average value as end-to-end latency.
In Phase 3, we search the most desirable pruning algorithm
including magnitude-based algorithm, ADMM-based algo-
rithm [39], [81] and geometric median-based algorithm [28]
(only for filter pruning). We adopt 100 epochs for weight
pruning and 100 epochs on remaining weights fine-tuning with
knowledge distillation [65].
The overall GPU days are varied based on pre-trained
network and are reduced thanks to our fast evaluation and
BO. For example, using EfficientNet-B0 as starting point, the
overall searching time is 15 days, where Phase 1 only takes 5
epochs, and Phase 3 takes 1.5 days.
B. Evaluation Results
In Fig. 5 and 6, we compare our accuracy and latency
results with representative DNN inference acceleration frame-
work MNN, PyTorch Mobile, and TFLite. Four dense DNN
models are used for the comparisons, which are MobileNet-
V3, EfficientNet-B0, shrunk versions of EfficientNet-B0 to
70% original computation and 50% original computation.
using mobile CPU (Qualcomm Kryo 485) or mobile GPU
(Qualcomm Adreno 640). PyTorch Mobile does not support
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Fig. 6. Accuracy vs. Latency comparison on mobile GPU.
mobile GPU, so no corresponding results. EfficientNet-B0 is
used as our pretrained model.
First, without incorporating NPAS, one can observe that
our compiler optimizations can effectively speed up the same
DNN inference, up to 46% and 141% (on MobileNet-V3),
compared with the currently best framework MNN on mobile
CPU and GPU, respectively. The red star shapes in the figures
represent the NPAS generated results under different latency
constraints. Our NPAS results consistently outperform the
representative DNN models, and achieve the Pareto optimality
in terms of accuracy and inference latency. With the highest
accuracy (78.2% Top-1) among the reference models, the end-
to-end inference time of NPAS solution (385M MACs) is only
11.8ms and 6.7ms on mobile CPU and GPU, respectively.
With MobileNet-V3 level accuracy (75% Top-1), our inference
time (201M MACs) is 9.8ms and 5.9ms, respectively. With
MobileNet-V2 level accuracy (71% Top-1), the inference time
of NPAS solution (147M MACs) is 6.9ms and 3.9ms, respec-
tively. To the best of our knowledge, this is never accomplished
by any existing NAS or weight pruning work. Our models and
codes will be released upon publication.
Table II shows the model details, with representative hand-
crafted and hardware-aware NAS models as references. One
TABLE II
COMPARISON RESULTS OF NPAS AND REPRESENTATIVE LIGHTWEIGHT NETWORKS.
A. / P. Search Params CONV MACs Accuracy (Top-1/5) Latency (CPU/GPU) Device
MobileNet-V1 [31] N./N. 4.2M 575M 70.6 / 89.5 - / - -
MobileNet-V2 [64] N./N. 3.4M 300M 72.0 / 91.0 - / - -
MobileNet-V3 [30] Y./N. 5.4M 227M 75.2 / 92.2 - / - -
NAS-Net-A [87] Y./N. 5.3M 564M 74.0 / 91.3 183ms / NA Google Pixel 1
AmoebaNet-A [62] Y./N. 5.1M 555M 74.5 / 92.0 190ms / NA Google Pixel 1
MnasNet-A1 [68] Y./N. 3.9M 312M 75.2 / 92.5 78ms / NA Google Pixel 1
ProxylessNas-R [8] Y./N. NA NA 74.6 / 92.2 78ms / NA Google Pixel 1
NPAS (ours) Y./N. 5.3M 385M 78.2 / 93.9 11.8ms / 6.7ms Galaxy S10
NPAS (ours) Y./Y. 3.5M 201M 75.0 / 92.0 9.8ms / 5.9ms Galaxy S10
NPAS (ours) Y./Y. 3.0M 147M 70.9 / 90.5 6.9ms / 3.9ms Galaxy S10
NPAS (ours) Y./Y. 2.8M 98M 68.3 / 89.4 5.6ms / 3.3ms Galaxy S10
can observe the computation (MACs) reduction under the same
accuracy compared with the prior references, thanks to the
joint network pruning and search. One can also observe the
huge gap in latency compared with these prior work, as neither
of compiler optimizations nor compiler-aware optimizations
are accounted for. In fact, this is common, as the fastest
MobileNet-V3 inference we have found in NAS reference is
51ms on mobile CPU, while we found its inference time rang-
ing from 18ms to 29ms using baseline compiler frameworks
(Fig. 5). This gap is the reason we believe that compiler
optimizations and awareness will contribute significantly to
DNN accelerations.
VII. CONCLUSION
In this work, we propose (i) a fine-grained structured
pruning applicable to various DNN layers, and (ii) a compiler
automatic code generation framework supporting different
DNNs and different pruning schemes, which bridge the gap
of model compression and NAS. We further propose NPAS,
a compiler-aware unified network pruning and architecture
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